Synaptic Learning and Memory Functions Achieved in Self-rectifying BFO
  Memristor under Extreme Environmental Temperature by Yang, Nan et al.
1 
 
Synaptic Learning and Memory Functions Achieved in Self-rectifying BFO 
Memristor under Extreme Environmental Temperature 
 
Nan Yang
 a
, Zhong-Qi Ren 
a
, Zhao Guan 
a
, Bo-Bo Tian 
a
, Ni Zhong 
a,b
*, Ping-Hua 
Xiang 
a,b
*, Chun-Gang Duan 
a,b
 and Jun-Hao Chu 
a,b
 
a
 Key Laboratory of Polar Materials and Devices, Ministry of Education, Department 
of Optoelectronics, East China Normal University, Shanghai, 200241, China 
b
 Collaborative Innovation Center of Extreme Optics, Shanxi University, Taiyuan, 
Shanxi 030006, China 
E-mail: nzhong@ee.ecnu.edu.cn, phxiang@ee.ecnu.edu.cn 
 
Abstract 
Memristors have been intensively studied in recent years as promising building blocks 
for next-generation non-volatile memory, artificial neural networks and brain-inspired 
computing systems. Even though the environment adaptability of memristor has been 
required in many application fields, it has been rarely reported due to the underlying 
mechanism could become invalid especially at an elevated temperature. Here, we 
focus on achieving synaptic learning and memory functions in BiFeO3 memristor in a 
wide range of temperature. We have proved the ferroelectricity of BFO films at a 
record-high temperature of 500 °C by piezoresponse force microscopy (PFM) 
measurement. Due to the robust ferroelectricity of BFO thin film, an analog-like 
resistance switching behavior has been clearly found in a wide range of temperature, 
which is attributed to the reversal of ferroelectric polarization. Various synaptic 
functions including long-term potentiation (LTP), depression (LTD), consecutive 
potentiation/depression (P/D) and spike-timing dependent plasticity (STDP) have 
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been realized from -170 to 300 °C, illustrating their potential for electronic 
applications even under extreme environmental temperature. 
 
Introduction 
Brain-inspired computation, also referred to as neuromorphic computing, which is 
the chief approach to engineer new computational architectures with low energy 
consumption and greater efficiency, has long attracted significant interest.
[1-4]
 
Efficiency and computational power of neuromorphic systems depends on the 
accurate implementation of the brain’s building blocks, neurons and synapses.[5] The 
synapses act as an essential part of connecting the presynaptic and postsynaptic 
neurons in the brain nervous system, which play a key role in learning and memory 
(Figure 1a).
[6-8]
 A compact electronic device which mimics biological synapse is the 
critical step to build massively artificial neural networks (i.e., machine/deep learning) 
for brain-inspired computation.
[9-11]
 However, artificial neural networks are typically 
constructed using electronic components called complementary metal–oxide–
semiconductor (CMOS) devices, which need to be intensively programmed using 
software. This results in formidable computing complexity and high power 
consumption. These drawbacks severely hinder the practical application of 
CMOS-based neural-network systems for power-hungry computing tasks.
[11]
 To tackle 
these challenges, electronic components known as memristors have become 
promising candidates as a basic block for building artificial neural networks, which 
are highly parallel, fault-tolerance, energy-efficient, and event-driven information 
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processing system.
[12-15]
 The aim is to realize energy efficient artificial intelligence 
processes at the hardware level. Many research works have been made in building 
hardware implementation that incorporate Mott memristors
[16-18]
, phase-change 
memristors
[19-21]
 and redox memristors
[12, 22-24]
 to emulate synapses by utilizing their 
tunable resistance (conductance) as synaptic weights. Device switching performance 
and reliability have been improved in optimal conditions. However, no reliable 
synaptic characteristics observed in memristors at a wide temperature range limits 
their potential application in harsh environments such as space exploration, deep drill, 
automotive industry, etc. Memristors based on ion moving or ionic valence 
changing
[25-27]
 always exhibit a failure operation at high temperatures above 200 °C 
due to thermal instability.
[28]
 Several groups also reported a remarkable degraded 
performance in the phase-change memristor under high temperature.
[29-31]
 Moreover, 
the synaptic functions are expected to be ineffective at extremely low temperature 
since the threshold voltage exhibit a significant dependence on the operation 
temperature.
[32, 33]
 
Recently, ferroelectric memristor as next-generation nonvolatile memristor (NVM) 
has attracted intensive attention, which have shown high resistive ON/OFF ratio, fast 
switching speed, satisfactory endurance and low energy consumption.
[34-37]
 
Ferroelectric materials exhibit two distinctive states of their spontaneous polarization, 
i.e. ferroelectric up (+P) and down (-P). These two states are defined by 
thermodynamics, that is, both states ideally correspond to free-energy-minimizing 
configuration.
[38, 39]
 By changing the direction of applied electric field, i.e. polarity 
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alternation, ferroelectric polarization can be reversed. In a metal-ferroelectric-metal 
(MFM) device, the ferroelectric region includes multi-domain and its remnant 
ferroelectric polarization is determined by the average polarization value. By 
controlling domain configuration, ‘various polarization states’ lying between +P and 
-P can basically be achieved. In this case, remnant polarization works as synaptic 
weight. In MFM device, we can switch the ferroelectric polarization to modulate the 
resistance.
[34, 40, 41]
 Importantly, as a key aspect of ferroelectric memristor, ferroelectric 
polarization dependent resistance modulation could be observed when spontaneous 
polarization remains stable. Therefore, good environment/temperature adaptability 
can be expected in ferroelectric memristors if the ferroelectric phase could be stable in 
a wide range of temperature. 
In this article, we report the ferroelectric memristor based on BiFeO3 (BFO) films, 
which exhibits large electric polarization and high ferroelectric Curie temperature of 
~1103 K.
[42]
 Piezoresponse force microscopy (PFM) measurement exhibits a stable 
ferroelectricity of epitaxial BFO thin films up to a record-high temperature of 500 °C. 
A significant resistance switch (RS) characterization was identified over a wide 
temperature range. It was clearly demonstrated that the memristor resistance 
(conductance) was modulated by the ferroelectric reversal of BFO films. The 
BFO-based memristors successfully mimic the key features of biological synapses, 
with long-term potentiation (LTP), depression (LTD), consecutive 
potentiation/depression (P/D) and spike-timing dependent plasticity (STDP) learning 
rule in a wide range of temperature from -170 to 300 °C, which is expected to be 
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extended to 500 °C due to the stable ferroelectricity observed at extremely high 
temperature.  
 
Mechanism of Device Operation 
Our ferroelectric memristor is based on metal-ferroelectric-metal (MFM) device, 
in which BFO film is sandwiched between SRO bottom and Au top electrodes. During 
all the electrical measurement, the voltages were applied on the Au top electrode and 
the SRO electrode was always grounded. In biology, synaptic weight may be changed 
from a presynaptic axon terminal to a postsynaptic dendrite terminal through 
electrical or electrochemical signals.
[43, 44]
 BFO memristor is similar to biological 
synapse, and the synaptic functions are realized by changing electric stimuli. Figure 
1a schematically illustrates the working principle of BFO memristor and the analogy 
to a biological neural system with typical synaptic structures. Figure 1b shows typical 
dc I-V curves, which exhibit a remarkable RS behavior with a diode-like rectification 
characteristic. It should be noted that RS could be observed when the amplitude of 
applied voltage is higher than a threshold value. Moreover, the high resistance state 
(HRS) remains constant and the low resistance state (LRS) depends on the voltage 
amplitude on the negative voltage sweeps, demonstrating the existence of multi-level 
resistance states in our BFO memristor. 
To gain insight into the mechanism accounted for the RS behavior, we 
investigated the relation between the resistance and ferroelectric polarization at room 
temperature (RT). BFO memristor is characterized by applying a writing voltage 
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pulses (Vwrite) to modify polarization and the memristor resistance was subsequently 
measured at a low pulse voltage (Vread = -1.5 V, tpulse = 0.5 ms). Figure 2b shows a 
typical hysteresis curve of resistance vs Vwrite (R-V loop), and its asymmetry should be 
noted. It is found that applying positive voltage pulses with increasing amplitude 
virtually does not change the resistance state of the device until a threshold voltage of  
V
+ 
th  = +2.5 V. As Vwrite further increases beyond this threshold value, the resistance 
rises significantly by about 3 orders of magnitude (OFF state). When Vwrite is then 
swept from +7 V to -7 V, the resistance is stable up to a negative threshold voltage V
 - 
th  
= -3.5 V, and decreases with voltage amplitude when V
 - 
th  < -3.5 V. The P-V loop 
measurement was carried out at -170 °C, and a good ferroelectricity with asymmetric 
coercive voltages of about V
 - 
th  = -4 V and V
+ 
th  = +2.5 V are clearly observed, as shown 
in Figure 2c. Obviously, both of the R-V hysteresis loop and P-V loops exhibit almost 
the same features such as a significant asymmetric characterization and very close 
value of V
+ 
th  (V
 - 
th ), demonstrating hysteretic modulation of the device resistance maybe 
correlate to the ferroelectric polarization reversal. To further evaluate the correlation 
between the polarization reversal and RS behavior, we investigate the I-V curves at 
high frequency, as shown in Figure 2d. In this measurement, the voltage was swept as 
+5 V → -5 V → +5 V at the frequency of 300 kHz. Positive and negative current 
peaks occur at V = +2.0 V and -4.0 V respectively, at a frequency of 300 kHz, whereas 
the current peaks become invisible at a reduced frequency of 1 kHz (Figure S2 in the 
Supporting information), suggesting that the origin of the current peaks is a 
ferroelectric displacement current.
[45, 46]
 It should be pointed out that the memristor 
7 
 
resistance changes from HRS to LRS after the positive current peak, whereas it 
changes from LRS to HRS after the negative current peak. Considering the mostly 
initial downward polarization direction of BFO (point to SRO), polarization reversal 
between downward and upward (point to BFO surface) is expected to be found during 
the voltage sweep. More importantly, the location of the current peaks is consistent to 
the coercive voltages in both of R–V curve and saturated P–V loop. Therefore, we 
proposed that the RS behavior is attributed to the polarization reversal of BFO layer. 
To confirm it, we investigate the dependence of local conductivity on ferroelectric 
polarization direction by combining PFM and conductive Atomic force microscopy 
(CAFM) measurement in a thinner BFO film. As shown in Figure 2a, we applied a tip 
bias of -5 V in 2×2 μm2 to switch the polarization upward and then applied +5 V in 
1×1 μm2 to switch the polarization downward. The bottom part of Figure 2a is the 
resulting out-of-plane phase image which shows 180° phase difference between the 
areas poled by +5 V and -5 V due to ferroelectric polarization reversal. After poling, a 
current map is acquired by scanning the polarization-patterned area with a dc bias of 
0.5 V, as shown in the top part of Figure 2a, and it matches well with the PFM domain 
patterns on the top part. A larger current is observed in the central domain with a 
downward ferroelectric polarization, which is in consistent with Figure 2b. Based on 
above experimental results, we confirm that BFO memristor RS mechanism is 
ambiguously controlled by ferroelectric polarization.  
We further analyze the underlying mechanism for ferroelectricity controlled 
memristor behavior. As can be seen in Figure 1b and S3, BFO memristor exhibits a 
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diode-like rectifying characteristics, indicating formation of Schottky-like barrier. A 
large value of ideality factors extracted from the I-V curves further confirms the 
formation of an interfacial layer (Figure S4 in Supporting information).
[47, 48]
 
Moreover, the rectifying behavior could be modified by switching the BFO 
polarization direction, as shown in Figure S3. Therefore, we attribute the variation of 
the rectifying characterization to the potential profile modification of a Schottky-like 
barrier at the Au/BFO interface due to the polarization reversal. It has been reported 
that a VO-rich defective layer remains between the Au and BFO layers due to 
migration of VO toward the top surface to compensate for the negative polarization 
charge when BFO exhibits an initial downward self-polarization.
[49-51]
 Whereas, the 
epitaxial SRO/BFO interface always shows Ohmic contact characteristics.
[45]
 As 
shown in Figure 2e, the potential profile at the Au/interfacial layer/BFO (Au/IL/BFO) 
interface significantly depends on the polarization direction of BFO. For the HRS 
state (downward polarization), large band bending appears in the interfacial layer as 
well as in the depletion layer at the Au/IL/BFO interface. On the other hand, for the 
LRS state (upward polarization), the interfacial layer is bent oppositely at the 
Au/IL/BFO interface, since the opposite polarization charge appears at the interface. 
The interfacial layer and the depletion layer act as an effective barrier to the hole 
carrier conduction at the Au/IL/BFO interface and the effective barrier height in the 
downward polarization state is higher than that in the upward polarization state. The 
polarization directions dependent barrier height controls hole-carrier conduction at the 
Au/BFO interface, which is account for the BFO memristor resistive switching effect.  
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Basing on the above results, it is clear that the memristor behaviors origin from 
the ferroelectricity of BFO layer. It should be noted that multi-level resistance states 
have been observed, as shown in Figure 1b. More importantly, the intermediate states 
exhibit a good cycle to cycle reproducibility up to 10
4
 cycles (Figure S4). Considering 
the continuous variation of resistance, good fatigue behavior, the BFO memristor is 
expected to be a promising candidate for implementing nature of synaptic weight. 
 
Broad Temperature Range Adaptability and High Temperature Ferroelectricity 
Characteristic 
As shown in Figure 1b, multi-level resistance states have been achieved by 
varying amplitude of voltage at RT, therefore, BFO memristor is expected to be a 
promising device to mimic the biological synapse at the temperature where 
ferroelectricity of BFO would be obtained. Considering the robust ferroelectricity of 
bulk BFO due to its extremely high Curie temperature of ~1103 K,
[42]
 the ferroelectric 
polarization dominated RS characterization is expected to be stable at a broad 
temperature range. Therefore, the transport measurements were performed from -170 
to 300 °C to examine the temperature adaptability of the BFO memristor. Figure 3a 
shows the I–V loops in semi-logarithmic scale, and a hysteretic characterization has 
been observed at negative voltage at all the measurement temperatures, suggesting 
existence of RS behavior at a broad temperature range. Figure 3b shows the 
corresponding R-V hysteretic loops, and a typical nonvolatile RS characterization has 
been also clearly found. Even though, the ON/OFF ratio shows a decrease with 
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increase temperature due to the enhancement of leakage current at elevated 
temperatures, at the highest temperature of 300 °C
 
, an ON/OFF ratio as high as 1000% 
could be still achieved. So far, few works have been reported on the RS 
characterization at such high temperature range. Wang et al.
[52]
 reported a stable RS 
behavior in a fully 2D materials heterostructure of graphene/MoS2–xOx/graphene up to 
340 °C. Memristor performance has been also found in HfO2
[53]
 and BFO-based
[46]
 
devices at 200 °C. However, it should be mentioned that synaptic performance has not 
been identified so far. 
As shown in Figure 3b, the switching voltage of transition between HRS and LRS 
is quite stable as V
+ 
th/ V
 - 
th  = +2 V/-4 V in all the measurement temperature, which is 
consistent with the coercive voltage during the convention P-E measurement as 
shown in Figure 2c. Even though the high Curie temperature of bulk BFO, previous 
reports always focused on the RT, and investigation on ferroelectricity of BFO film at 
an elevated temperature is still a challenge, due to the high leakage current of BFO 
compounds.
[54, 55]
 Since it is difficult to obtain ferroelectric hysteresis loops by 
conventional P-E loops at elevated temperature, PFM measurement was carried out to 
investigate ferroelectricity of BFO thin film in the current work. A poling process (-10 
V/4×4 μm2 →+10 V/2×2 μm2→-10 V/1×1 μm2) was firstly performed with a tip bias 
at RT. Figure 4a shows the following PFM out-plane (OP) phase image measured at 
RT after poling, after heating at 300 °C/5 min, and after heating at 500 °C/5 min, 
respectively. Even though, a phase contrast of 180 ° could be clearly observed, 
ferroelectricity of BFO at elevated temperature could not be unambiguously 
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identified.
[56-59]
 For example, Balke and Guan et al. reported a ferroelectric-like PFM 
results in nonferroelectric materials such as Al2O3 and HfO2.
[57, 58]
 Bark et al. reported 
that PFM signals can be observed due to electrostatic effects caused by the presence 
of surface charges, or effects related to VO migration under the presence of tip voltage 
in LaAlO3/SrTiO3 hetero-structures.
[59]
 To further confirm the ferroelectricity of BFO 
films, the retention of PFM signal was investigated, and PFM measurement was 
carried out after heating at 300 °C from 15 to 120 minutes, as shown in Figure 4b, and 
the corresponding SKPM results also probe the intrisinc ferroelectricity, as shown in 
Figure S5. Combining the results of Figure 4 and S5, it is found that the PFM phase 
and SKPM images both show no obvious degradation even after heating for 500 °C/5 
min and 300 °C/120 min, demonstrating the PFM results origin from an intrinsic 
robust ferroelectric characterization. The demonstrated stable temperature of 500 °C 
is record-high for ferroelectric polarization of BFO films, and open a door for the 
applications of ferroelectric thin films at high-temperature harsh electronics. 
 
Synaptic functions 
Figure 5a shows a schematic of the pulse train used for one measurements, and a 
pulse train consists of a single reset pulse (Vreset = +6/-6 V with pulse duration treset = 5 
ms) to initialize resistance state and 100 identical consecutive pulses (Vset = -7～+6 V, 
pulse duration tset = 0.2～50 μs and pulse interval tinterval = 1 ms). A voltage pulse 
(Vread = -1.5 V/0.5 ms) is applied after each programming pulse to read the resistance 
of BFO memristors. Figure 5b shows the resistance change with various tset as number 
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of programming pulse for Vset = +6/-6 V, and Figure 5c shows the change with 
different Vset amplitude as number of programming pulse for tset = 500 ns. It is found 
that resistance modulation behavior would be well controlled by pulse amplitude and 
width. Little change has been observed for Vset with low amplitude or short tset, 
whereas, an abrupt enhancement of resistance without intermediate resistance state is 
found for Vset with high amplitude or long tset. A continuous variation of resistance 
would be obtained by optimizing amplitude and width of Vset, and suitable 
positive/negative pulse could be used to as potentiation/depression spike to change 
synapse weight. LTP and LTD behaviors have been clearly seen in Figure 5b, c. By 
using consecutive P/D pulses, a continual tuning of weight states has been realized, 
and Figure 5d shows the resistance variation after applying the fixed training pulse, 
including 100 identical potentiation pulses (+6 V/500 ns) and 100 identical depression 
pulses (-6 V/500 ns) at RT, and a nonlinear P/D response due to the training pulses 
could be clearly found. 
Role of programming pulse number on the resistance was then studied. As shown 
in Figure 5f, a pulse programming that trained with increasing the number of positive 
pulses and fixed the number of consecutive negative pulses was applied, and the 
resistance was read after each pulse. It is observed that the device resistance shows a 
gradually increase with the number of positive pulses, and the final resistance after 
each negative pulses sequence depends on the level of the previous positive pulse 
train. Similar results were also found by a pulse training consisting of fixed the 
number of positive pulses and increasing the number of negative pulses. It means that 
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higher (lower) resistance states could be achieved by fixed number of D pulses with 
increasing number of P pulses (fixed number of P pulses with increasing number of D 
pulses), as shown in Figures 5f, g. In a word, the resistance modulation could be also 
achieved by varying number of applied identical pulse, which is more appropriate for 
the hardware implementation of the brain-inspired computing system.
[60]
 Overall, the 
conductance can be well controlled by varying the simulation pulse, including width, 
amplitude and number, which serve as the driving force of domain gradual switching 
in BFO memristor. 
In the above part, synaptic plasticity at RT has been clearly identified. Considering 
memristive characterization originated from the robust ferroelectric polarization of 
BFO films which are stable at a broad temperature range, as shown in Figure 4, the 
P/D characterization has been further studied at high temperature. Figure 5e shows 
that the device resistance can be incrementally adjusted by tuning the duration and 
sequence of the applied programming voltage, suggesting a well linear synaptic 
plasticity in the prepared BFO memristor at a temperature as high as 300 °C.  
As known, one important biologically plausible learning rule to update the 
synaptic weight is the STDP characterization, which states that if the presynaptic 
neuron spikes earlier than the postsynaptic neuron (∆t > 0), the weight of the synapse 
increase and vice versa.
[61]
 The smaller timing difference between the two neurons 
spiking, the larger weight variation is observed. In order to simulate the STDP 
characterization, special waveforms were designed to emulate the pre-and 
post-synaptic neuron spikes, and Figure 6 insert shows the superposition produces 
14 
 
when they reach the memrisotr with a timing difference of ∆t. As can be seen from 
the experimental STDP curve, only small |∆𝑡|  produce a conductance change 
whereas large |∆𝑡| leave the device unchanged. Figure 6 shows the STDP curves at 
-170 °C, 25 °C and 300 °C, respectively. The simulation of the STDP is generated 
based on the Hebbian learning rule as follows: 
∆𝑤 = {
𝐴+ · exp (
∆𝑡
𝜏
) , ∆𝑡 > 0
𝐴− · exp (
−∆𝑡
𝜏
) , ∆𝑡 < 0
(1)                                              
∆𝑤 =
𝐺−𝐺0
𝐺0
× 100%, ∆𝑡 = 𝑡𝑝𝑟𝑒 − 𝑡𝑝𝑜𝑠𝑡                                   (2) 
Where A determines the spike amplitude, 𝜏  is the decay time constant, ∆ t is 
represent the spike time interval between the pre and postsynaptic, and the synaptic 
weight change (∆w) is defined in the equation (2), the conductance is measure before 
(G0) and after (G) the spike-pair application. It could be clearly found that all the 
experimental data can be well fitted to a biological synapse model , the range of ΔG 
for potentiation is (0, +∞), and for depression, it is (−1, 0).[61] The change in the 
synaptic weight with the function of ∆t could be well-fitted with the exponential 
functions (1), suggesting their good synaptic STDP characteristics in all the 
measurement temperature range. It should be noted that the effective timing window 
is about 300 μs, 60 μs and 4 μs for the operation temperature of -170 °C, 25 °C and 
300 °C, respectively. The decrease of the effective timing window with temperature is 
attributed to the high reversal speed of ferroelectric domain at evaluated temperature. 
Our current work demonstrates BFO memristor could be a promising emulator in a 
temperature up to 300 °C, and we expected that a much higher operation temperature 
even up to 500 °C if the leakage current would be further suppressed by doping,
[32, 54]
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interface engineering,
[62]
 or decreasing the device size 
[63]
 to achieve synaptic 
functions at much higher temperature.  
 
Conclusion 
A robust ferroelectricity has been unambiguously identified at an elevated 
temperature as high as 500 °C in the high quality epitaxial BiFeO3 (BFO) thin films. 
We have realized various synaptic learning and memory functions including LTP, 
LTD, P/D, and STDP based on the prepared BFO memristor in a wide range of 
temperature from -170 to 300 °C. Not only the identical hysteresis loop of the R-V 
and P-V characterization both also the consistent voltage for ferroelectric 
displacement current peaks and RS threshold voltages is observed in the BFO 
memristor. It provides strong evidence that the RS behavior was attributed to the 
barrier profile modification at the Au/BFO interface due to ferroelectric polarization 
reversal of BFO layer. The memristor based on robust ferroelectricity with an 
extremely thermal stability provides a feasible way for the realization of reliable 
synaptic devices in extreme wide temperature applications. 
 
Experimental Section 
Film Fabrication: Epitaxial BFO thin films were fabricated on (001)-oriented 
SrTiO3 (STO) substrates with ~ 40 nm-thick SRO buffer layers by pulsed laser 
deposition using a KrF excimer laser (λ = 248 nm). The SRO films were firstly 
deposited at 650 °C under an oxygen background pressure of 13 Pa, following by 
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deposition of the ~70 nm-thick BFO films. The Bi1.1FeO3 target was ablated at a 
fluence of 0.9 J/cm
2
 and a repetition rate of 10 Hz. And the metallic SRO films not 
only sever as bottom electrodes, but also provide step-and-terrace surfaces for 
growing atomically flat BFO films. The films were then cooled down in oxygen 
atmosphere of 5×10
4
 Pa at a cooling rate of 20 °C/min. Au (100 nm) with a square of 
25 × 25 μm2 were evaporated on the BFO film as top electrode through thermal 
evaporation and lithography process. 
Structural Analysis: An atomic force microscope (AFM, Veeco Dimension 3100) was 
used to characterize the surface morphology of the films. The high-resolution X-ray 
diffraction (XRD, Bruker D8 Discover) pattern of epitaxial thin films was performed 
to evaluate the lattice parameters. 
Device Characterization: All electric measurements of BFO memristor were 
performed in a home-made probing station from -170 to 300 °C. Ferroelectric 
hysteresis loop was carried out by Precision LC ferroelectric tester (Radiant 
Technology) at -170 °C. Electrical and pulse measurements were measured with a 
Keithley Semiconductor Parameter Analyzer (4200A-SCS) with pulse measuring 
units. Room-temperature PFM measurement was conducted using a commercial 
scanning probe microscope (SPM) system (Asylum Research Cypher) with a software 
platform (IGOR PRO 6.12A) and SPM control software. A commercially available 
Cr-Au coated Si tip (NSC36, MikroMasch) was employed for all the measurement. 
PFM switching spectroscopy (PFS) was performed to analyze the local switching 
behavior of the BFO thin films. 
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Figure 1. Characterization and electrical characteristics of the BFO memristor. a) Schematic 
illustration of the concept of using ferroelectric memristor as synapses between neurons. The 
ferroelectric memristor of BiFeO3 (BFO) is sandwiched between bottom electrode of SrRuO3 
(SRO) and top electrode of Au. STO stands for SrTiO3. The synaptic transmission is modulated by 
the causality (Δt) of neuron spikes. The synaptic weight (channel conductance) in BFO memristor 
is controlled by the average ferroelectric polarization. b) I-V curves measured on BFO memristor 
by increasing the voltage sweep range. The numbers denote the sequence of voltage sweeps.  
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Figure 2. The correlation between polarization reversal and resistance switching of BFO 
memristor. a) The lower half part is out-of-plane phase image acquired after poling sequence of -5 
V / 2×2 μm
2
 and +5 V / 1×1 μm
2
 and the upper half part is the corresponding current mapping 
measured at -0.5 V. b) Resistance versus pulse voltage hysteresis loop of the BFO memristor 
displaying clear voltage thresholds (V
+ 
th and V
- 
th). c) P–V hysteresis loops with different maximum 
voltages of the BFO memristor at 100 K. d) I–V characteristics of BFO memristor measured at 
300 kHz. e) Schematic energy-band diagrams of Au/BFO/SRO memristor with interfacial layers 
(ILs) at V= 0. In the HRS, a downward polarization state increases the band bending of the 
interfacial layer and the depletion layer with raising the effective barrier height for hole carrier 
conduction. In the LRS, an upward polarization state decreases the effective barrier height. 
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Figure 3. Temperature dependence of electrical characteristics of BFO memristor. a) Pulse I–V 
curves sweep in a wide range of temperature from -170 to 300 °C. b) Temperature-dependent of 
R-V hysteresis loops displaying identical voltage thresholds (V + th  and V
- 
th ) under different 
temperature. 
 
 
Figure 4. Ferroelectric characterization of BFO films at elevated temperature by PFM 
measurement. a) out-of-phase images acquired after poling sequence of -10 V/4×4 μm
2
 and 1×1 
μm
2
 and +10 V/2×2 μm
2
 at RT. The phase images measured at RT after heating at 25, 300 and 
500 °C for 5 min, respectively. b) PFM phase images after the poling process heated at 300 °C for 
26 
 
different time intervals: 15 min, 30 min, 60 min and 120 min, respectively. 
 
 
Figure 5. Synaptic functions of LTP/LTD in BFO memristor. a) Schematic of pulse trains used for 
the measurements. A pulse train consists of a single reset pulse (Vpre/post-reset = 6 V, pulse duration 
treset = 5 ms) and 100 subsequent set pulses with different b) pulse widths (Vpre/post-set = -6 V) or c) 
voltage amplitudes (pulse width tset = 500 ns). The platform of conductance is due to reach the 
current range limit. Emulation of synaptic plasticity with BFO memristor. d) The evolution of the 
resistance realized by applying trains of identical depression pulses of +6 V followed by identical 
potentiation pulses of −6 V (pulse width 500 ns) at 25 °C. e) The evolution of the resistance by 
applying trains of increasing/decreasing voltage amplitude pulses with a fixed time width of 500 
ns at 300 °C. Significantly improved synaptic linearity based on pulse engineering. f) and g) Pulse 
number-dependent resistance change is achieved by using various numbers of training pulses. 
Higher and lower resistance states can be achieved by increasing the P and D pulse numbers, 
respectively. Each write pulse is followed by a read pulse (-1.5 V, 0.5 ms). 
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 Figure 6. STDP properties of three different temperatures (-170, 25 and 300 °C) in BFO 
memristor. Modulation of the weight (∆w) as a function of the delay (∆t) between pre- and 
postsynaptic spikes. The solid lines are the exponential fits to the experimental data. With the 
temperature increasing, the delay (∆t) of BFO memristor decreased remarkably. Inset shows the 
pairs of the pre- and post-synaptic spikes, which are designed to implement STDP. 
